#### PAPER

# Investigation of ambient temperature and thermal contact resistance induced self-heating effects in nanosheet FET

To cite this article: Sunil Rathore et al 2022 Semicond. Sci. Technol. 37 055019

View the article online for updates and enhancements.

#### You may also like

- High-responsivity photodetector based on scrolling monolayer MoS<sub>2</sub> hybridized with carbon quantum dots
  Shichao Zhang, Feng Gao, Wei Feng et al.
- <u>Performance analysis of nanowire and</u> <u>nanosheet NCFETs for future technology</u> <u>nodes</u> Fahimul Islam Sakib, Md Azizul Hasan and Mainul Hossain
- Improving Driving Current with High-Efficiency Landing Pads Technique for Reduced Parasitic Resistance in Gate-All-Around Si Nanosheet Devices Jiajia Tian, Yujuan He, Qingzhu Zhang et al.

**Extended abstract submission deadline: April 22, 2022 Connect. Engage. Champion. Empower. Accelerate.** 

This content was downloaded from IP address 14.139.241.222 on 12/04/2022 at 15:42

Semicond. Sci. Technol. 37 (2022) 055019 (8pp)

https://doi.org/10.1088/1361-6641/ac62fb

## Investigation of ambient temperature and thermal contact resistance induced self-heating effects in nanosheet FET

### Sunil Rathore<sup>\*</sup>, Rajeewa Kumar Jaisawal<sup>®</sup>, Preeti Suryavanshi and Pravin N Kondekar

VLSI Design Lab and Nano-Scale Computational Lab, Electronics and Communication Engineering Department, Indian Institute of Information Technology, Design and manufacturing, Jabalpur, 482005, India

E-mail: 1912603@iiitdmj.ac.in

Received 4 February 2022, revised 23 March 2022 Accepted for publication 31 March 2022 Published 12 April 2022



#### Abstract

Self-heating effect (SHE) is a severe issue in advanced nano-scaled devices such as stacked nanosheet field-effect transistors (NS-FET), which raises the device temperature  $(T_D)$ , that ultimately affects the key electrical characteristics, i.e. threshold voltage  $(V_{\rm T})$ , DIBL, subthreshold slope (SS),  $I_{OFF}$ ,  $I_{ON}$ , etc. SHE puts design constraints in the advanced CMOS logic devices and circuits. In this paper, we thoroughly investigated the impact of ambient temperature and interface thermal contact resistance induced-self heating effect in the NS-FET using extensive numerical simulations. The weak electron-phonon coupling, phonon scattering, and the ambient temperature-induced joule energy directly coupled with thermal contact resistance cause the SHE-induced thermal degradation, which increases the device temperature  $(T_{\rm D})$  and affects the device reliability. The baseline NS-FET is well-calibrated with the experimental data and 3D quantum corrected drift-diffusion coupled hydrodynamic and thermodynamic transport models is used in our TCAD framework to estimate the impact of ambient temperature and interface thermal contact resistance on the device performance. Moreover, we also evaluate the SHE-induced performance comparison of NS-FET with conventional FinFET and found that thermal degradation in NS-FET potentially worsen the electrical characteristics. Thus, a detailed TCAD analysis shows that the ambient temperature and interface thermal contact resistances deteriorate the effective thermal resistance ( $R_{\rm eff}$ ) and device performance metrics.

Keywords: nanosheet transistor, self-heating effect, ambient temperature, thermal contact resistance, coupled thermodynamic, hydrodynamic

(Some figures may appear in colour only in the online journal)

#### 1. Introduction

The semiconductor industry is continuously scaling the field-effect transistors (FETs) dimension to satisfy the incessant need for high computing and low power consuming devices such as smartphones, and neuromorphic computing [1–3]. The downscaled FETs geometry is continuously evolving from planar MOSFET to nonplanar FinFET [4–6], to gate-all-around (GAA) nanowire, and stacked nanosheet FET (NS-FET) [7] for better and improved gate controllability of the structure. The thermal management of the shrinking FETs is an arduous concern due to the self-heating effect (SHE) observed in gate surrounded structures like FinFET,

<sup>\*</sup> Author to whom any correspondence should be addressed.

nanowire [8], and NS-FET [9], which will increase device temperature [10]. This will lead toward current degradation and several other thermal reliability problems like hot carrier injection, time-dependent dielectric breakdown, and chip lifetime reduction [11]. SHE in NS-FET has a very severe effect as compared to other MOSFETs due to the low thermal conductivity gate dielectric channel surrounding its intrinsic confined geometry. Intuitively, it is a technological challenge for the semiconductor industry to eradicate the SHE in CMOS nanoscale NS-FET devices. Many research group has worked to alleviate the SHEs in nanoscale MOSFETs [12–17]. Hetero interfacial thermal resistance (HITR) due to weak electron-phonon interaction and phonon scattering at the hetero-interface which will enhance the SHE and the drive current will be degraded further. The HITR impact on SiO<sub>2</sub>/Si at gate-oxide/channel interface has a lower impact compared to Si/Mo at the back end of line and front end of line (BEOL/FEOL) [12]. In a highly scaled channel due to low heat dissipation, the device and circuit performance deteriorate caused by the SHE [13]. With the proper optimization of nanosheet thickness and stack spacing, a tradeoff between thermal effect (SHE, thermal crosstalk, and nonuniform temperature distribution) and electrical performance can be achieved in a three-stacked vertically NS-FET [14]. The ballistic phonon is observed at low temperature and ordinary temperature when the resistive phonon process dominates over the normal phonon process [18, 19]. The ballistic heat transport in thin films would occur in the form of large reductions in thermal conductivity compared to the bulk values in the sub-7 nm regime. The lateral thermal conductivity of the thin silicon layer decreases as the thickness of the film is reduced. The thermal effects can be mitigated by properly optimizing the device and its multiple array layout designs by considering the dependence of thermal conductivity on temperature and silicon thickness in the presence of anisotropy in nanosheet FETs [15]. The SHEs of PMOS is comparatively severe than NMOS due to its wider channel width which will cause  $V_T$  mismatch and can be mitigated by using shorter nanosheet width, longer pitch, and less number of channels [16]. These mentioned nanoscale CMOS devices' SHEs are dependent on interface thermal contact resistance  $(R_{\text{th,DSG}})$  and distributed thermal resistance  $(R_{\text{th,Dist}})$  which are closely related to many factors, such as interface, electrode material, and contact dimension. The quantitative estimated value of  $R_{\rm th,DSG}$  have been calculated in the range of  $10^{-5}$ - $10^{-3}$  cm<sup>2</sup> K W<sup>-1</sup> by the research group based on simulations and experimental results [20-23].

#### 1.1. Our key contribution

Firstly, a proper TCAD calibration is performed with the industry-standard stacked nanosheet FET to match the simulation data with the experimental data. Our simulation framework has incorporated all the appropriate models to capture conventional carrier flow through drift-diffusion (DD)coupled with hydrodynamic (HD) and thermodynamic (TD) transport models to include the SHE induced thermal degradation. Later, we investigated the device performance on the below points:

- Computational investigation of the carrier temperature  $(T_e)$  and device temperature  $(T_D)$  for electrothermal (ET) behavior of NS-FET.
- In addition to analyzing the device's intrinsic thermal characteristics, the effect of ambient temperature  $(T_A)$  induced SHE have also been studied. This increases the device temperature  $(T_D)$  and ultimately deteriorates the electrical characteristics of the NS-FET.
- Investigation of the impact of varying the gate, drain, and source electrode interface-thermal contact resistances  $(R_{\text{th,DSG}})$  on SHE-induced electrical and thermal performance of NS-FET.

This paper aims to computationally investigate the carrier temperature  $(T_e)$  and device temperature  $(T_D)$  for ET behavior of the stacked NS-FET. We have investigated the effect of the terminal electrode's interface thermal contact resistance  $(R_{\text{th,DSG}})$  and ambient temperature  $(T_A)$  induced SHEs which is the root cause of performance degradation of NS-FET. The remaining paper is organized as follows: section 2 deals with the NS-FET device structure and its calibration setup. In the simulation framework, different carrier transport models [HD and TH] are used to simulate the threestacked NS-FET. Section 3 analyzes the SHE-induced thermal degradation and impact on electrical characteristics performance parameters such as  $I_{ON}/I_{OFF}$  ratio, drain induced barrier lowering (DIBL), and SS while varying the ambient temperature and interface thermal contact resistance of NS-FET. Finally, a conclusion is presented in section 4.

#### 2. Device structure and simulation methodology

The 3D isometric schematic of the three-stacked NS-FET is shown in figure 1(a). The various device design parameters used in our simulations are mentioned in table 1. The NS-FET channel is doped with 1  $\times$   $10^{16}~{\rm cm}^{-3}$  boron doping concentration. The source/drain is heavily doped with  $2 \times 10^{20}$  cm<sup>-3</sup> arsenic doping concentration, and the silicon substrate is  $1 \times 10^{18}$  cm<sup>-3</sup> highly doped to mitigate  $I_{\text{OFF}}$  and DIBL [24]. Figures 1(b) and (c) shows the 2D view of the NS-FET in the channel direction and perpendicular to the channel direction. The source and drain contact resistance ( $R_{\rm C} = 8.4 \times 10^{-10} \ \Omega \ {\rm cm}^2$ ) of the NS-FET severely affects the device's ON-resistance [25]. Titanium nitride (TiN) is selected as a gate electrode due to its engineered work function properties and Tungsten (W) is used as the source and drain electrode material in this simulation [26, 27]. The spatial quantum confinement and electrostatic phenomenon is addressed by incorporating models like modified local density approximation (MLDA) in the NS-FET. MLDA also ensures the inclusion of volume inversion charge density created due to nanosheet quantum confinement. Inversion accumulation layer mobility, high-field saturation, and thin-layer mobility model are included in this simulation to capture the exact behavior of the carrier mobility [28]. Lombardi model is included to address the mobility degradation like the remote Coulomb scattering, remote dipole scattering,



**Figure 1.** (a) Three-dimensional (*3D*) isometric schematic of stacked vertically NS-FET; (b) *2D* cross-section view; (c) *2D* view perpendicular to the channel direction with device design parameters are mentioned in table 1.

and remote phonon scattering occurred due to high-k gate dielectric [29]. Shockley-Read-Hall model is used to consider the generation and recombination of charge carriers. The models are incorporated in the Sentaurus TCAD simulator with appropriate tuned parameters to obtain reliable results [30]. Figure 2 shows a well-calibrated transfer characteristic of the baseline NS-FET with the experimental results for the lower drain voltage ( $V_{\rm DS} = 0.05$  V) and higher drain voltage ( $V_{\rm DS} = 0.7$  V) [7]. To match the transfer characteristics metal gate work function, source/drain lumped series resistance, and for the linear regime, low-field ballistic mobility parameter and saturation regime saturation velocity  $(v_{sat})$ and high-field saturation parameters are tuned in appropriate limits. Generally, in the nanoscale regime, the phonon mean free path is restricted by the phonon-boundary scattering responsible for reducing the thermal conductivity of the nonplanar nanoscale devices [31, 32]. The thermal conductivity (k) of Si-based nanoscale devices is temperature and thickness dependent [33]. In our simulation for NSFET with thickness h, the scattering of acoustic phonons at the boundary interface reduces the mean free path, and mass fluctuation scattering occurs due to phonon-dopant impurity [34]. Thus, the thermal conductivity (k) of the Si material is given as [35]:

$$k(z) = \int_{0}^{\frac{1}{2}} \sin^{3}\theta \left\{ 1 - \left(\frac{h}{2\lambda(T)\cos\theta}\right) + \cos h \left(\frac{h - 2z}{2\lambda(T)\cos\theta}\right) \right\} d\theta \quad (1)$$

Table 1. Device parameter	s.
---------------------------	----

Device Parameter	Value
Gate Length $(L_G)$	12 nm
Channel Width $(t_w)$	25–58 nm
Channel Thickness $(t_{ch})$	5 nm
Spacer Length $(L_{sp})$	5 nm
Interfacial EOT $(T_{EOT})$	0.9
Spacer Dielectric ( <i>k</i> )	4
Source/Drain Doping	$2 \times 10^{20} \mathrm{~cm^{-3}}$
Channel Doping	$1 imes 10^{16}~\mathrm{cm}^{-3}$
Bulk Doping	$1  imes 10^{18} \mathrm{~cm^{-3}}$
Drain/Source Metal Interface Resistance	$8.4  imes 10^{-10} \Omega \mathrm{cm}^2$
Thermal Properties	
Gate Metal Conductivity	$0.192 \text{ W K}^{-1} \text{ cm}^{-1}$
Drain/Source Metal Thermal Conductivity	$1.7 \text{ W K}^{-1} \text{ cm}^{-1}$
Channel Region Thermal Conductivity	$0.14 \text{ W K}^{-1} \text{ cm}^{-1}$
Drain/Source Region Thermal Conductivity	$0.62 \text{ W K}^{-1} \text{ cm}^{-1}$
Oxide Thermal Conductivity	$0.014 \text{ W K}^{-1} \text{ cm}^{-1}$
High-k Thermal Conductivity	$0.023 \text{ W K}^{-1} \text{ cm}^{-1}$
Silicon Nitride Thermal Conductivity	$0.15 \text{ W K}^{-1} \text{ cm}^{-1}$

$$\lambda(T) = \lambda_0 \frac{300}{T} \text{ nm}$$
 (2)

$$k_0(T) = \frac{1}{a + bT + cT^2} \operatorname{W} \operatorname{m}^{-1} \operatorname{K}^{-1}$$
(3)

where a = 0.03 K m W<sup>-1</sup>,  $b = 1.56 \times 10^{-3}$  K<sup>2</sup> m W<sup>-1</sup>, and  $c = 1.65 \times 10^{-6}$  K<sup>3</sup> m W<sup>-1</sup>. We assumed that the *z*axis is perpendicular to the thin film of the semiconductor,  $\lambda$  is temperature-dependent [36], and  $\lambda_0$  is 300 nm at room temperature 300 K [37].  $k_0(T)$  is the temperature-dependent thermal conductivity. We have considered the anisotropic thermal conductivity by tensors mathematical expression ( $k_x$ ,  $k_y$ ,  $k_y$ ). The thermal conductivity values of the Si material for source/drain and channel used in our simulations are 0.62 and 0.14 W K<sup>-1</sup> cm<sup>-1</sup>, respectively. Intuitively, these values are two orders of a decade lower than the bulk Si thermal conductivity [38]. The DD carrier transport model along with the coupled HD and TH models are used to govern the underlying physics for analyzing the SHE-induced thermal degradation.

#### 3. Results and discussion

The contour plot of charge density at  $V_{GS} = V_{DS} = 0.7$  V is shown in figure 3(a). Figure 3(b) shows the charge density across the three-stacked vertically NS-FET line plot (ZZ') having a peak inversion charge density of  $1.53 \times 10^{19}$ ,  $1.49 \times 10^{19}$ , and  $1.48 \times 10^{19}$  cm<sup>-3</sup>, respectively. The peak inversion charge density is located in the middle of the channel due to the presence of strong electrostatic 2D confinement of the NS-FET. The maximum charge density is found in channel-1 (ch1) and follows the trend of ch1 > ch2 > ch3, as channel-3 (ch3) is far from the source/drain contact, which has more source/drain resistance. Therefore, the peak current density decreases in ch-3.



Figure 2. Calibration of the transfer characteristics with the experimentally reported NS-FET data [7] for low and high  $V_{DS}$ values.



Figure 3. (a) Contour map of charge density distribution (b) line plot drawn at ZZ' for charge density of three-stacked vertically NS-FET.

#### 3.1. Effect of device and carrier temperature

This sub-section deals with the coupled HD-TH transport model used to analyze the variation of device temperature  $(T_{\rm D})$  and carrier temperature  $(T_{\rm e})$ . Figure 4 depicts the variation of device temperature  $(T_D)$  and carrier temperature  $(T_e)$ versus drain voltage at constant gate voltage ( $V_{GS} = 0.7$  V). As shown in figure 4, while increasing the  $V_{\rm DS}$ , the  $T_{\rm D}$  and  $T_{\rm e}$ are enhanced from 300 to 341 K and 350 to 2780 K, respectively. In linear regime (i.e.  $V_{\rm DS} < 0.2$  V), the low electric field keeps the value of  $T_D$  constant at approximately 300 K. However, in saturation regime (i.e.  $V_{DS} > 0.2$  V), high electric field dominates and results in high joule heating and carrier heating. Due to this, charge carriers go into energy relaxation with enhanced optical phonon emission rates. Figures 5(a) and (b)shows the variation of spatial distribution for  $T_{\rm D}$  and  $T_{\rm e}$  and hot spot allocation near the edge of the channel-drain side.

 $T_{D, max}$  is observed at the junction of the channel-drain region because hot carriers (highly energetic electrons) traveling towards the drain side undergo severe scattering with optical phonons at the interface of channel-drain. Hence, the



0.5

0.6

0.4 Drain Voltage, V<sub>DS</sub> (V) Figure 4. Variation of device temperature and carrier temperature

0.3

340

330

320

310

300

0.0

0.1

with drain voltage at T = 300 K.

0.2



**Figure 5.** Variation of (a) contour plot of device temperature  $(T_D)$ and carrier temperature  $(T_e)$  (b) cut-line plot of three-stacked vertically NS-FET at  $T_A = 300$  K for both  $T_D$  and  $T_e$ .

excess kinetic energy of charge carriers starts dissipating to the lattice (figure 5(b)). Due to this optical phonon interaction with the mobile carriers, the device temperature continuously increases along the channel directions.

#### 3.2. Impact of thermal resistance on SHE

In this sub-section, we have studied the SHE on NS-FET caused by the electrode's interface thermal contact resistance  $(R_{\rm th,DSG})$ . Figure 6 shows the equivalent thermal resistance circuit showing the channel resistance  $(R_{ch})$ , spreading resistance

1500

1000

500

0.7



**Figure 6.** Equivalent thermal resistance circuit of for single channel of NS-FET device.

 $(R_{\rm sp})$  as well as electrode's interface thermal resistance of the drain ( $R_{\text{th},\text{D}}$ ), source ( $R_{\text{th},\text{S}}$ ), gate ( $R_{\text{th},\text{G}}$ ), and substrate ( $R_{\text{th},\text{B}}$ ) [30]. Figure 7(a) shows the variation of maximum device temperature ( $T_{D max}$ ) from 378 K to 442 K (i.e. 16.9% increase) with change in interface thermal contact resistance ( $R_{th,DSG}$ ), increasing from  $10^{-5}$  to  $10^{-4}$  cm<sup>2</sup> K W<sup>-1</sup> at a constant ambient temperature ( $T_A = 350$  K). Due to this, the saturation drain current ( $I_{D max}$ ) decreases from 280.8 to 258.18  $\mu$ A (i.e. 8.05%) decrease). Figure 7(c) shows the impact of interface thermal contact resistance of individual electrodes viz drain ( $R_{\rm th D}$ ), source  $(R_{th,S})$ , and gate  $(R_{th,G})$  on  $T_{D \max}$  and  $I_{D \max}$  while keeping other electrode's interface thermal resistance constant at  $1 \times 10^{-5}$  cm<sup>2</sup> K W<sup>-1</sup>. As the value of interface thermal resistance of either  $R_{\text{th},\text{D}}$ ,  $R_{\text{th},\text{S}}$ , and  $R_{\text{th},\text{G}}$  is varying from  $10^{-5}$ to  $10^{-4}$  cm<sup>2</sup> K W<sup>-1</sup>, the change in device temperature ( $\Delta T_D$ ) for  $R_{\text{th,D}}$ ,  $R_{\text{th,S}}$ , and  $R_{\text{th,G}}$  is observed as 4.814 K, 1.79 K, and 2.517 K respectively. Due to this, the device saturation drain current ( $\Delta I_{D max}$ ) decreases by 1.8, 0.48, and 0.51 for interface thermal resistance of drain, source, and the gate electrode, respectively. It is observed that the effect of  $R_{\text{th,D}}$  on the SHE is more than  $R_{\text{th},S}$ , and  $R_{\text{th},G}$ . This is due to the major allocation of device temperature towards the drain side than gate and source (figure 5).

The effect of drain interface thermal contact resistance  $(R_{th,D})$  on  $\Delta T_r$  and  $R_{th, eff}$  is found to be more pronounced compared to the gate and the source thermal contact resistance  $(R_{th,G}, \text{ and } R_{th,S})$  because of the close vicinity of maximum temperature to the drain which increases the SHE (figure 7(d)). Intuitively, the relative dominance of  $R_{th,D}$  in increasing device SHE will be more. Therefore, with a proper device engineering solution to reduce the device SHE is the reduction of thermal contact resistance at the interface of the  $R_{th,D}$  and for this, one needs to choose the appropriate metal electrode near the drain contact, which will mitigate the maximum temperature of the NS-FET. Figure 7(b) describes that as the value of interface thermal contact resistance  $R_{th,DSG}$  is increasing from  $10^{-5}$  to  $10^{-4}$  cm<sup>2</sup> K W<sup>-1</sup>, the device rise temperature



**Figure 7.** (a) Impact of interface thermal contact resistance on  $T_{\rm D max}$  and  $I_{\rm D max}$ , (b)  $\Delta T_{\rm r}$  and  $R_{\rm eff}$  with increasing interface thermal contact resistance  $(R_{\rm th,DSG})$ . (c)  $T_{\rm D max}$  and  $I_{\rm D max}$  and (d)  $\Delta T_{\rm r}$  and  $R_{\rm eff}$  versus the effect of individual varying electrode's resistance  $(R_{\rm th,D}$  or  $R_{\rm th,G}$ ) while maintaining other electrodes at  $1 \times 10^{-5}$  cm<sup>2</sup> K W<sup>-1</sup> and  $T_{\rm A} = 350$  K, respectively.

 $(\Delta T_r)$  and effective thermal resistance ( $R_{eff}$ ) is enhanced by 32.2% and 65%, respectively. As  $R_{th,DSG}$  further increases above  $10^{-4}$  cm<sup>2</sup> KW<sup>-1</sup> the more heat energy will dissipate towards the drain side which causes a small variation on  $\Delta T_r$ . The  $R_{eff}$  has a dependency on total heat flux and can be calculated as follow:

$$R_{\rm eff} = \frac{\Delta T_{\rm r}}{\rm total \ heat} \left( {\rm K \ W^{-1}} \right) \tag{4}$$

where,  $\Delta T_r = T_{Dmax} - T_A$ .

#### 3.3. Impact of ambient temperature on SHE

SHE-induced thermal degradation is severely affected by the variations of within-chip ambient temperature. As the transistor density increases, the average within-chip temperature will increase, which will degrade both the  $I_{\rm ON}$  and  $I_{\rm OFF}$  of the transistor. A quantum corrected coupled HD and TD models are used to analyze the impact of ambient temperature SHE-induced thermal and electrical performance degradation of the NS-FET. It can be seen from figure 8(a), as the value of ambient temperature ( $T_{\rm A}$ ) is increasing from 300 K to 370 K,  $T_{\rm D max}$  is increased from 341 K to 410 K (i.e. 20.23% increases), due to this the saturation drain current ( $I_{\rm D max}$ ) decreases from 291 to 267  $\mu$ A (i.e. 8.2% decrease) at  $R_{\rm th,DSG} = 4 \times 10^{-5} \text{ m}^2 \text{ K W}^{-1}$ . This decrease in saturation drain current is apparent because the carrier mobility decreases as the temperature increases.

Figure 8(b) shows the effect of ambient temperature on effective thermal resistance ( $R_{\rm eff}$ ) and rise temperature ( $\Delta T_{\rm r}$ ). At  $T_{\rm A} = 300$  K, the value of  $R_{\rm eff}$  and  $\Delta T_{\rm r}$  is  $1.27 \times 10^5$  K W<sup>-1</sup> and 23.7 K, respectively. The simplified SHE can also be captured without considering the lattice heat flow equation, as shown in figure 9. Due to this,  $I_{\rm D max}$ , and  $T_{\rm D max}$  is increased



**Figure 8.** 7 Impact of ambient temperature variation on (a) device temperature  $T_{D \text{ max}}$  and drive current  $(I_{D \text{ max}})$  (b) rise temperature  $\Delta T_r$  and effective thermal resistance  $R_{\text{eff}}$  of NS-FET.



**Figure 9.** 8 Variation of maximum device temperature  $(T_{D \text{ max}})$  and maximum drain current  $(I_{D \text{ max}})$  versus ambient temperature considering uniform and non-uniform temperature.



Figure 10. 9 Impact of ambient temperature variation on (a) leakage current ( $I_{OFF}$ ) and driving current ratio ( $I_{ON}/I_{OFF}$ ) (b) SS and (DIBL) of NS-FET.

by 49.5% and 1.15%, respectively. The ambient/sink temperature not only degrade the device temperature but also the device ON current ( $I_{ON}$ ) and OFF current ( $I_{OFF}$ ) as shown in figure 10(a), which elucidate the increase in  $I_{OFF}$  and decrease in  $I_{ON}/I_{OFF}$  ratio with increasing  $T_A$ . As the value of  $T_A$  is increasing from 300 K to 370 K the value of  $I_{OFF}$  is enhanced from 2.9 to 27 nA (increment by a factor of 9.3) which deteriorates the  $I_{ON}/I_{OFF}$  from  $12 \times 10^4$  to  $1 \times 10^4$  (91.6% degradation). Figure 10(b) shows the effect of  $T_A$  on DIBL and



Figure 11. 10 Ambient temperature effect on electron mobility and absolute electron current density of NS-FET.

SS of the NS-FET. Due to the deleterious effect of ambient temperature-induced SHE, the DIBL is raised from 38.8 to 41.9 mV V<sup>-1</sup> (i.e. 5.27% increase), and SS is increasing from 71.5 to 81.1 mV dec<sup>-1</sup> (i.e. 13.4% increase). Increasing the value of  $T_A$  will result in high penetration of the Fermi tail into the conduction band energy, and this phenomenon will energies the charge carrier to cross the Fermi tail at the source-channel interface barrier. Due to this the leakage current  $(I_{OFF})$  will increase, hence the value of SS increases. Figure 11 shows the decrease in carrier mobility from 168 to 134 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> (i.e. 20.2% decrease) which results in degradation of electron current density from 1.035  $\times$   $10^7$  to  $0.905 \times 10^7 \text{ A cm}^{-2}$  (i.e. 12.6% decrease) as  $T_{\text{A}}$  is increased from 300 K to 370 K. As the ambient temperature increases, the optical phonon population increases, which will increase the carrier electron momentum, and due to the random scattering of the electrons, the mobility decrease. Figure 12 shows the variation of device temperature by increasing the ambient temperature from 300 K to 370 K with a step size of 10 K for the three-stacked NS-FET in the channel direction. With a uniform variation of  $T_A$ , the maximum gradient of device temperature is present in the channel region compared to the drain and source region. Moreover, the variation of the device temperature of the top channel is more pronounced compared to the bottom channel as the hot carriers moving towards the drain side undergo more scattering with phonon emission due to the enhanced charge density in the top channel. This results in higher joule heating and carrier heating. The bottom channel is less severely affected by this phenomenon due to the heat dissipation of the channel via the substrate. Further, in this manuscript, we have also compared the SHEinduced performance degradation of NS-FET with the conventional FinFET architectures. Table 2 shows the fair comparison between the thermal and electrical performance characteristics of NS-FET, bulk FinFET, and SOI-FinFET. The bulk and SOI FinFET devices are well-calibrated with the reported experimental data using TCAD simulation [39, 40]. After calibrating the bulk and SOI FinFET, the channel length and spacer length are tuned to the values taken for NS-FET to match the reported



**Figure 12.** Variation of device temperature  $(T_D)$  along the channel direction of three-stacked vertically NS-FET.

**Table 2.** Impact of ambient temperature variation (when  $T_a$  is varying from 300 K to 370 K).

Parameter	NS-FET	Bulk-FinFET	SOI-FinFET
Device Temperature (K)	20.23%	17.8%	20.63%
Drain Current (A)	8.2%	6.1%	4.08%
$I_{\rm ON}/I_{\rm OFF}$	92%	88.24%	62.5%
SS (mV dec $^{-1}$ )	12.95%	23.71%	27.79%
DIBL (mV $V^{-1}$ )	11.8%	5.62%	3.32%

dimensions of the NS-FET for a fair comparison. We observe that, in NS-FET, the impact of SHE induced thermal degradation can potentially worsen the electrical characteristics compared to the FinFET as a low thermal conductivity material surrounds the channel regions of NS-FET.

#### 4. Conclusion

In this paper, using well-calibrated TCAD simulations, we have investigated the SHE induced thermal degradation of stacked Nanosheet FET. Our simulation framework employed the quantum-corrected DD coupled hydrodynamic and thermodynamic models to get insight into the device temperature and carrier temperature profiles. The baseline NS-FET is wellcalibrated with the experimental data using TCAD Sentaurus. The increase in ambient temperature from 300 K to 370 K increases the device temperature (increase by 20.23%, i.e. 341 K to 410 K), decreases the ON current (decrease by 8.2%, i.e. 291  $\mu$ A to 267  $\mu$ A), increases the OFF current by 9.3x, and reduces the  $I_{\rm ON}/I_{\rm OFF}$  by ~91.6%. The increase in device temperature  $(T_{D max})$  and reduction in  $I_{ON}$  current is also observed with a varying thermal resistance of the electrodes. In this manuscript, we have also compared the performance metrics of NS-FET with conventional FinFET and found that the NS-FET is more severe to the thermal degradation. Hence, the obtained results reveal that the ambient temperature and the interface thermal contact resistance strongly affect the device performance, which, in turn, degrades the electrical-thermal characteristics and reliability of the device.

#### Data availability statement

All data that support the findings of this study are included within the article (and any supplementary files).

#### Acknowledgments

S Rathore greatly acknowledged the support received from Dr N Bagga during the preparation of the manuscript and Project No. IIITDMJ/ODRSPC/2022/88 for software support.

#### **ORCID iDs**

Sunil Rathore D https://orcid.org/0000-0001-7963-6391 Rajeewa Kumar Jaisawal D https://orcid.org/0000-0003-4285-7750

#### References

- Moore G E 2006 Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, April 19, 1965, pp.114 ff. *IEEE Solid State Circuits Soc. Newsl.* 11 33–35
- [2] Nagy D, Indalecio G, Garcia-Loureiro A J, Elmessary M A, Kalna K and Seoane N 2018 FinFET versus gate-all-around nanowire FET: performance, scaling, and variability *IEEE J. Electron Devices Soc.* 6 332–40
- [3] Bagga N, Chauhan N, Banchhor S, Gupta D and Dasgupta S 2019 Demonstration of a novel tunnel FET with channel sandwiched by drain *Semicond. Sci. Technol.* 35 15008
- [4] Jaisawal R K, Kondekar P N, Yadav S, Upadhyay P, Awadhiya B and Rathore S 2022 Insights into the operation of negative capacitance FinFET for low power logic applications *Microelectron. J.* 119 105321
- [5] Stiffler S R, Ramachandran R, Henson W K, Zamdmer N D, McStay K, La Rosa G, Boyd K M, Lee S, Ortollan C and Parries P C 2018 Process technology for IBM 14-nm processor designs featuring silicon-on-insulator FinFETs *IBM J. Res. Dev.* 62 111–7
- [6] Bagga N, Kumar A, Bhattacharjee A and Dasgupta S 2017 Performance evaluation of a novel GAA schottky junction (GAASJ) TFET with heavily doped pockeat *Superlattices Microstruct.* 109 545–52
- [7] Loubet N et al 2017 Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET T230 T231 VLSI Technol. 5 14–15
- [8] Wang R, Zhuge J, Huang R, Kim D W, Park D and Wang Y 2009 Investigation on self-heating effect in gate-all-around silicon nanowire MOSFETs from top-down approach *IEEE Electron Device Lett.* **30** 559–61
- [9] Kang M J, Myeong I, Kang M and Shin H 2018 Analysis of DC self heating effect in stacked nanosheet gate-all-around transistor 2018 IEEE Electron Devices Technol. Manuf. Conf. EDTM 2018—Proc. pp 343–5
- [10] Jain I, Gupta A, Hook T B and Dixit A 2018 Modeling of effective thermal resistance in Sub-14-nm stacked nanowire and FinFETs *IEEE Trans. Electron Devices* 65 4238–44
- [11] Kumar A, Srinivas P S T N and Tiwari P K 2019 An insight into self-heating effects and its implications on hot carrier degradation for silicon-nanotube-based double

gate-all-around (DGAA) MOSFETs *IEEE J. Electron Devices Soc.* **7** 1100–8

- [12] Venkateswarlu S and Nayak K 2020 Hetero-interfacial thermal resistance effects on device performance of stacked gate-all-around nanosheet FET *IEEE Trans. Electron Devices* 67 4493–9
- [13] Kim H, Son D, Myeong I, Park J, Kang M, Jeon J, Kang M, Jeon J and Shin H 2020 Optimization of stacked nanoplate FET for 3-nm node *IEEE Trans. Electron Devices* 67 1537–41
- [14] Cai L, Chen W, Chang P, Du G, Zhang X, Kang J and Liu X 2019 A physics-based thermal model of nanosheet MOSFETs for device-circuit co-design *Tech. Dig.—Int. Electron Devices Meet. IEDM (December 2018)* pp 33.6.1–4
- [15] Cai L, Chen W, Du G, Zhang X and Liu X 2018 Layout design correlated with self-heating effect in stacked nanosheet transistors *IEEE Trans. Electron Devices* 65 2647–53
- [16] Chung C C, Ye H Y, Lin H H, Wan W K, Yang M T and Liu C W 2019 Self-heating induced interchannel Vt difference of vertically stacked Si nanosheet gate-all-around MOSFETs *IEEE Electron Device Lett.* **40** 1913–6
- [17] Makovejev S, Olsen S and Raskin J P 2011 RF extraction of self-heating effects in FinFETs *IEEE Trans. Electron Devices* 58 3335–41
- [18] Guo Y and Wang M 2018 Phonon hydrodynamics for nanoscale heat transport at ordinary temperatures *Phys. Rev.* B 97 035421
- [19] Rezgui H, Nasri F, Ben Aissa M F and Guizani A A 2021 Investigation of nanoscale heat transport in sub-10 nm carbon nanotube field-effect transistors based on the finite element method *Therm. Sci. Eng. Prog.* 25 100938
- [20] Yu H, Zhang R, Li L, Mao X and Du H 2012 Silver-based thermal interface materials with low thermal resistance *ICEPT-HDP 2012 Proc.*—2012 13th Int. Conf. Electron. Packag. Technol. High Density Packag. pp 410–3
- [21] Sadasivam S, Ye N, Feser J P, Charles J, Miao K, Kubis T and Fisher T S 2017 Thermal transport across metal silicide-silicon interfaces: first-principles calculations and Green's function transport simulations *Phys. Rev.* B 95 85310
- [22] Zheng H and Jaganandham K 2014 Thermal conductivity and interface thermal conductance in composites of titanium with graphene platelets *J. Heat Transfer* 136 61301
- [23] Panzer M A, Shandalov M, Rowlette J A, Oshima Y, Chen Y W, McIntyre P C and Enneth. K 2009 Thermal properties of ultrathin hafnium oxide gate dielectric films *IEEE Electron Device Lett.* **30** 1269–71
- [24] Wu Y-C, Chang T C, Liu P T, Zan H-W and Tai Y-H 2004 High-performance polycrystalline silicon thin-film transistor with multiple nanowire channels and lightly doped drain structure *Appl. Phys. Lett.* 84 3822–4
- [25] Niimi H et al 2016 Sub 10<sup>-9</sup> cm<sup>2</sup> n-type contact resistivity for FinFET technology IEEE Electron Device Lett. 37 1371-4

- [26] Lukosius M, Wenger C, Pasko S, Müssig H-J, Seitzinger B and Lohe C 2008 Atomic vapor deposition of titanium nitride as metal electrodes for gate-last CMOS and MIM devices *Chem. Vapor Depos.* 14 123–8
- [27] Lima L, Moreira M, Diniz J A and Doi I 2012 Tantalum nitride as promissing gate electrode for MOS technology *Phys. Status Solidi* c 9 1427–30
- [28] Schenk A 1998 Advanced physical models for silicon device simulation (https://doi.org/10.1007/978-3-7091-6494-5)
- [29] Lombardi C, Manzini S, Saporito A and Vanzi M 1988 A physically based mobility model for numerical simulation of nonplanar devices *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 7 1164–71
- [30] Synopsys 2019 Sentaurus Device User Guide (Mountain View, CA: Synopsys, Inc.)
- [31] Rezgui H, Nasri F, Nastasi G, Aissa M F B, Rahmouni S, Romano V, Belmabrouk H and Guizani A A 2020 Design optimization of nanoscale electrothermal transport in 10 nm SOI FinFET technology node J. Phys. D: Appl. Phys. 53 495103
- [32] Rezgui H, Nasri F, Ali A B H and Guizani A A 2021 Analysis of the ultrafast transient heat transport in sub 7-nm SOI FinFETs technology nodes using phonon hydrodynamic equation *IEEE Trans. Electron Devices* 68 10–16
- [33] Vasileska D, Raleva K and Goodnick S M 2010 Heating effects in nanoscale devices *Cut. Edge Nanotechnol.* 3
- [34] Asheghi M, Kurabayashi K, Kasnavi R and Goodson K E 2002 Thermal conduction in doped single-crystal silicon films J. Appl. Phys. **91** 5079–88
- [35] Sondheimer E H 2001 The mean free path of electrons in metals Adv. Phys. 50 499–537
- [36] Sääskilahti K, Oksanen J, Tulkki J, McGaughey A J H and Volz S 2016 Vibrational mean free paths and thermal conductivity of amorphous silicon from non-equilibrium molecular dynamics simulations *AIP Adv.* 6 121904
- [37] Marconnet A, Asheghi M and Goodson K 2013 From the casimir limit to phononic crystals: 20 years of phonon transport studies using silicon-on-insulator technology J. *Heat Transfer* 135 61601
- [38] Pop E, Dutton R and Goodson K 2003 Thermal analysis of ultra-thin body device scaling *Tech. Dig.—Int. Electron Devices Meet.* pp 883–6
- [39] Natarajan S et al 2015 A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 μm<sup>2</sup> SRAM cell size Tech. Dig.—Int. Electron Devices Meet. IEDM pp 3.7.1–3
- [40] Lin C-H *et al* 2014 High performance 14nm SOI FinFET CMOS technology with 0.0174  $\mu$ m<sup>2</sup> embedded DRAM and 15 levels of Cu metallization *IEEE Int. Electron Devices Meeting* pp 3.8.1–3