

# Demonstration of a Nanosheet FET With High Thermal Conductivity Material as Buried Oxide: Mitigation of Self-Heating Effect

Sunil Rathore<sup>1</sup>, Rajeeva Kumar Jaisawal<sup>1</sup>, P. N. Kondekar, and Navjeet Bagga<sup>1</sup>, *Senior Member, IEEE*

**Abstract**—Self-heating-induced thermal degradation is a severe issue in nonplanar MOS architectures. Especially in stacked gate-all-around (GAA) nanosheet FET (NSFET), the self-heating effect (SHE) is a prime concern as the channels are surrounded by low-thermal conductivity material (i.e., a stack of SiO<sub>2</sub> and HfO<sub>2</sub> layers). In this article, through well-calibrated TCAD models, we propose a buried oxide (BOX) engineered NSFET structure, which provides an appropriate heat flow path and mitigates the SHE-induced degradation. Unlike the conventional NSFET, where SiO<sub>2</sub> is kept as a BOX layer, in the proposed NSFET, a crystalline-diamond-like carbon (DLC) is placed ubiquitously beneath the lower sheet, resulting in a reduction in the lattice temperature from the device active region (channel/sheet) toward the DLC substrate. Furthermore, the impact of device geometry, such as channel length ( $L_g$ ), channel width ( $T_w$ ), BOX thickness ( $T_{BOX}$ ), and the number of vertically stacked sheets ( $N_S$ ), on the thermal and electrical reliability of the proposed device has been investigated.

**Index Terms**—Effective thermal resistance, nanosheet FET (NSFET), reliability, self-heating effect (SHE), thermal conductivity.

## I. INTRODUCTION

TILL date, numerous nonplanar architectures have been reported to satisfy the continuing scaling of semiconductor devices. Among those, the vertically stacked gate-all-around (GAA) nanosheet FET (NSFET) is attained much attention owing to its enhanced electrostatic integrity (ESI) through a surrounding channel/sheet, higher drivability in the same footprint area, better electrical characteristics, and improved short-channel effects (SCEs) compared to the conventional FinFET architectures [1], [2], [3], [4]. However, the

electrothermal-induced self-heating effect (SHE) becomes more profound due to the wrapping of the sheets (channels) by a lower thermal conductivity material, i.e., a stack of SiO<sub>2</sub> ( $k_{th} = 1.4 \text{ Wm}^{-1}\text{K}^{-1}$ ) and high- $k$  HfO<sub>2</sub> ( $k_{th} = 2.3 \text{ Wm}^{-1}\text{K}^{-1}$ ). This increases the lattice temperature several degrees higher than the ambient temperature. Thus, the NSFET performance and reliability are abysmally affected due to severe phonon boundary scattering (PBS) at the channel and gate dielectric interfaces [5], [6]. Therefore, the analysis and mitigation of the SHE in NSFET are essential to enhance the reliability of the confined geometrical structure. In this regard, punchthrough stopper (PTS) doping is used in conventional bulk NSFET to mitigate the substrate leakage current; however, negative bias-driven band-to-band tunneling (BTBT) becomes a severe issue with this methodology [7]. Thus, NSFET with buried oxide (BOX) layer beneath the source/drain (S/D) pads and sheets could be a potential substitute over its bulk counterpart primarily due to subsiding the subchannel leakage, decreased parasitic capacitance, immunity against process variation, enhanced frequency response, and power performance optimization [8]. Despite the improved performance of the BOX NSFET, the lower thermal conductivity of the BOX (conventionally used SiO<sub>2</sub>) prevents the effective heat flow toward the substrate. Therefore, the SHE-induced thermal degradation becomes more palpable in such BOX NSFET, causing the increased lattice temperature, which reduces the device ON current [9].

Thus, to provide a suitable solution, we proposed a novel NSFET structure with the BOX (i.e., SiO<sub>2</sub>) replaced by a high thermal conductivity material, i.e., a crystalline diamond-like-carbon (DLC) layer. This provides an adequate heat flow path from the sheets to the substrate owing to the excellent thermal conductivity ( $k_{th} = 2000 \text{ Wm}^{-1}\text{K}^{-1}$ ), high-field breakdown (10 MV/cm), and low dielectric constant ( $5.7 \epsilon_0$ ) of DLC, which makes it more suitable for high-frequency and high-power handling applications [10], [11]. Moreover, the fabrication of crystalline DLC as a BOX follows a similar fabrication flow. Thus, DLC-based devices exhibit excellent compatibility with the baseline silicon without altering/degrading the device performance and cross-contamination issues [12]. Furthermore, in this article, we investigated the impact of device geometry, such as channel length ( $L_g$ ),

Manuscript received 15 October 2022; revised 23 December 2022 and 21 January 2023; accepted 28 January 2023. Date of publication 8 February 2023; date of current version 24 March 2023. The review of this article was arranged by Editor F. Schwier. (Corresponding author: Navjeet Bagga.)

Sunil Rathore, Rajeeva Kumar Jaisawal, and P. N. Kondekar are with the Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Design, and Manufacturing, Jabalpur 482005, India.

Navjeet Bagga is with the School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Bhubaneswar, Odisha 752050, India (e-mail: navjeet.bagga9@gmail.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2023.3241884>.

Digital Object Identifier 10.1109/TED.2023.3241884




Fig. 1. 3-D isometric view of (a) SiO<sub>2</sub>-BOX NSFET, (b) proposed DLC-BOX NSFET and 2-D cross-sectional view of the (c) conventional NSFET with SiO<sub>2</sub> as BOX, and (d) DLC as a BOX.

channel width, BOX thickness ( $T_{BOX}$ ), and the number of sheets ( $N_S$ ) on the electrical and thermal characteristics of the proposed NSFET compared to baseline NSFET (i.e., with SiO<sub>2</sub> as BOX). We also analyzed device characteristics with varying ambient temperatures and obtained practical design guidelines considering SHE.

II. DEVICE STRUCTURE AND SIMULATION SETUP

This section discusses the proposed (i.e., DLC as a BOX) and conventional (i.e., SiO<sub>2</sub> as a BOX) NSFET structures and the simulation framework. We also presented the possible process sequence and a flowchart explaining the fabrication flow of the proposed NSFET structure. The section is divided into three sections as follows.

A. Device Structure and Its Possible Fabrication Flow

The schematic of the proposed and the conventional vertically stacked NSFET structures is shown in Fig. 1. The proposed DLC-BOX NSFET structure is realized by replacing the conventional SiO<sub>2</sub>-BOX with a higher thermal conductivity DLC layer placed beneath the S/D and channel region. We considered a three-sheet NSFET as a baseline reference for the analysis, and later, we varied the number of sheets ( $N_S$ ) for further exploration.

The S/D pads and channels are uniformly doped, whereas the S/D extension regions are rendered with Gaussian doping to mitigate the random doping fluctuations (RDFs) and mimic the realistic scenario [13]. The nitride spacer (Si<sub>3</sub>N<sub>4</sub>) between the gate and S/D underlap is used. The gate-stack around each sheet comprises a TiN/HfO<sub>2</sub>/SiO<sub>2</sub> layer, at which an interfacial layer of SiO<sub>2</sub> (0.6 nm) and high-*k* HfO<sub>2</sub> layer (1.7 nm) with an EOT 0.9 nm is employed [14]. Table I includes all the relevant device parameters used in the simulation and is considered the default unless stated otherwise. Fig. 2 describes the possible process sequence of the proposed DLC-BOX NSFET. The fabrication process of the proposed structure with DLC follows a similar process flow as the baseline reference

TABLE I  
PARAMETER TABLE

Parameters	Value	Parameters	Value
Gate Length ( $L_g$ )	8-50 nm	Channel Width ( $T_w$ )	10-50 nm
Channel thickness ( $T_{CH}$ )	3-7 nm	Substrate doping ( $N_B$ )	$10^{18} \text{ cm}^{-3}$
Spacer Length ( $L_{SP}$ )	5 nm	Channel Doping ( $N_{CH}$ )	$10^{16} \text{ cm}^{-3}$
BOX Thickness ( $T_{BOX}$ )	5-85 nm	S/D doping ( $N_{S/D}$ )	$10^{20} \text{ cm}^{-3}$
Thermal Conductivity ( $\text{WK}^{-1}\text{cm}^{-1}$ )			
High- <i>k</i> HfO <sub>2</sub> ( $K_{th, HfO_2}$ )	0.023	Gate Metal ( $K_{th, S/D, M}$ )	0.192
Oxide SiO <sub>2</sub> ( $K_{SiO_2}$ )	0.014	S/D Metal ( $K_{S/D, M}$ )	1.7
Spacer ( $K_{th, Si_3N_4}$ )	0.043	Bulk DLC ( $K_{th, DLC}$ )	20




Fig. 2. Possible fabrication process flow of the proposed DLC-BOX NSFET.

NSFET with SiO<sub>2</sub> as BOX [15], [16], [17], along with fewer more steps to incorporate the DLC layer. The process sequence is as follows.

1) The proposed vertical stacked NSFET is grown over the bulk silicon substrate. The fabrication will begin with forming the epitaxy layers of Si/SiGe with varying the mole fraction. A bottom thick SiGe epitaxial layer is grown over a silicon substrate with a higher percentage of Ge [Fig. 2(a)].

2) In the next step, the dummy gate, followed by the gate spacer formation, is performed, similar to the conventional BOX NSFET process flow [8] [Fig. 2(b)].

3) The critical step is to fabricate the inner spacers after the dummy gate depositions for which the partial S/D etching is required. This etching process needs proper attention with high selectivity of Si in SiGe to protect the etching of the bottom thick SiGe layer (i.e., with high Ge%) [8], [17]. Thus, to prevent the failure of forming an inner spacer at the BOX region, dry etching is preferred at this step of the S/D recess [Fig. 2(c)].

4) Furthermore, an S/D recess is needed to expose the bottom thick SiGe layer, followed by etching that layer.




Fig. 3. (a) Calibration of the transfer characteristic ( $I_{DS}$ - $V_{GS}$ ) of three-stacked NSFET with experiment data [17]. (b) Thickness and doping-dependent experimental thermal conductivity of the silicon and the DLC materials.

In this process, ultrahigh selectivity of silicon is needed to protect the silicon channels/sheets as the silicon channels are exposed to the etchants for a longer time. Therefore, the wet etching technique is preferred [Fig. 2(d)] [18], [19]. Even after removing the complete bottom layer, the structure would not collapse as the sidewall isolation layers supported it.

5) Next, the thin diamond film on the silicon substrate is synthesized using plasma immersion ion implantation and deposition (PIID) using argon-rich Ar/CH<sub>4</sub> plasma chemistries at 800 °C with radio frequency (RF) power 500 W and pressure of  $8 \times 10^{-4}$  Torr [10], [20] [Fig. 2(e)]. The fabrication of DLC on silicon is compatible with CMOS technology [11], [21]. The acceptor and donor wafers are properly cleaned before the direct bonding, and then, the two wafers are placed with the mirror surfaces facing each other resulting in the direct bonding occurring over the entire surface.

6) Thus, single crystal growth S/D pads are realized after the DLC deposition [22]. Subsequently, an S/D etching is done to remove the undesired contaminants from the S/D region, and then, using conventional methods, the S/D growth and implantation are performed [Fig. 2(f)].

7) Finally, using the replacement poly-gate (RPG) and replacement metal-gate (RMG) module, the proposed NSFET structure with DLC as BOX can be fabricated [Fig. 2(g)].

### B. Simulation Setup and Calibration

In this article, we employed the *Sentaurus* TCAD tool [23] to demonstrate the proposed DLC-BOX and conventional (i.e., SiO<sub>2</sub> as a BOX) NSFET structure. The self-consistent drift-diffusion transport equation, charge carrier continuity equation, and Poisson equation are included in the TCAD setup to calibrate the simulated transfer characteristics ( $I_{DS}$ - $V_{GS}$ ) against the experimental data [17], as shown in Fig. 3(a). The Shockley-Read-Hall (SRH) and Auger models are rendered to capture the doping and temperature-dependent carrier generation and recombination phenomenon. The Slotboom model captures the bandgap narrowing effect due to high doping concentration in the S/D regions. Owing to the high electric field, the Lombardi model, Caughey-Thomas model, and thin layer inversion and accumulation model (IALMob) are used to capture the mobility degradation at silicon-SiO<sub>2</sub> interface caused by remote Coulomb, phonon boundary, surface roughness, and impurity scattering [24].

For low electric field cases, the ballistic model accounts for the quasi-ballistic transport phenomenon [25]. Furthermore, the S/D contacts are wrapped by TiN to reduce the contact resistivity down to  $2.1 \times 10^{-9} \Omega\text{cm}^{-2}$  [26], [27]. Finally, the threshold voltage ( $V_{th}$ ) of the standard NSFET is matched by adjusting the gate work function.

### C. Thermal Conductivity Setup for NSFET

The conventional drift-diffusion model coupled with the hydrodynamic and thermodynamic models is used to capture the SHE in the proposed NSFET. The Boltzmann transport equation (BTE) with phonon and relaxation time approximation model is used to compute the device's thermal conductivity. In our simulation setup, we used thickness, ambient temperature, and doping-dependent thermal conductivity ( $k_{th}$ ) variations coupled with the BTE with relaxation time approximation, as explained in our previous publication [28]. The thickness-dependent thin-layer relaxation time ( $\tau_{Ly,j}$ ) is described as follows [29], [30]:

$$\tau_{Ly,j} = \frac{\tau_{B,j}}{1 + \frac{3}{8} \frac{v_j \tau_{B,j}}{r_\zeta d_{Ly}} \left(1 - e\left(-\frac{4n^2 W^2}{V_s^2}\right)\right)} \quad (1)$$

where  $d_{Ly}$  is the silicon thickness,  $r_\zeta$  is constant to modulate the mean free path, and  $n$  is the fitting parameter. Table I comprises a list of materials with different thermal conductivities. In general, the thermal conductivity of the DLC is a function of its thickness. The experimental reports show that the conventional BOX thickness lies in 150–300 nm; thus, the DLC's thermal conductivity reduces to 712 W-m<sup>-1</sup>-K<sup>-1</sup> at 300 K [20]. The DLC acts as a heat sink and provides a heat-flow path, which minimizes the lattice temperature in the active region [21].

Furthermore, the thermal conductivity of DLC depends on the grain boundaries as well as the DLC-silicon interface causes surface roughness, which we have not considered in our simulation. We only included the thickness and temperature-dependent thermal conductivity. The interface thermal resistance of the gate, drain, and source contact is  $2 \times 10^{-4} \text{ cm}^2\text{KW}^{-1}$ , whereas  $5 \times 10^{-4} \text{ cm}^2\text{KW}^{-1}$  is considered for the substrate interface thermal contact resistance [31]. To capture the exact behavior of the SHE in the proposed NSFET, the thermal conductivity values used in our simulation are based on nanosheet width [Fig. 3(b)]. The SHE impacted the lattice temperature, which reduces the mobility and carrier's saturation velocity given as  $\mu_{\text{eff}} = \mu_0(T_A/T_o)^{-2}$  [32], where  $\mu_{\text{eff}}$  and  $\mu_0$  are the effective mobility at ambient temperature ( $T_A$ ) and lattice temperature ( $T_L$ ), respectively. Thus, this reduction in effective mobility directly influenced the drain current ( $I_{DS}$ ).

## III. RESULTS AND DISCUSSION

This section discusses the results of the proposed DLC-BOX NSFET compared to the conventional SiO<sub>2</sub>-BOX NSFET obtained using well-calibrated TCAD simulations. The proposed NSFET significantly mitigates the SHE. Furthermore, we discussed the impact of device geometry on SHE-induced thermal degradation. This section is divided as follows.




Fig. 4. (a)  $I_{DS}$ - $V_{GS}$  characteristics and (b) electron mobility variation of SiO<sub>2</sub>-BOX and DLC-BOX NSFET with and without consideration of self-heating effect.




Fig. 5. Contour plot of the lattice temperature and heat flux of (a) SiO<sub>2</sub>-BOX NSFET and (b) proposed DLC-BOX NSFET.

### A. Performance Analysis of the Proposed DLC-BOX and SiO<sub>2</sub>-BOX NSFET

To realize the proposed DLC-BOX NSFET, we replaced the conventional SiO<sub>2</sub> BOX layer with a DLC layer of the same thickness. Fig. 4(a) and (b) shows the impact of SHE on ON-current ( $I_{ON}$ ) reduction and mobility degradation in three stacked DLC-BOX and SiO<sub>2</sub>-BOX NSFET and also compares the obtained characteristics without consideration of the SHE. In DLC-BOX NSFET, the current is reduced by 2.1% as compared to SiO<sub>2</sub>-BOX configuration due to surface roughness scattering. Furthermore, with consideration of SHE,  $I_{ON}$  is degraded by 12.1%, and the maximum lattice temperature ( $T_{L,Max}$ ) increases to 473.7 K for the conventional SiO<sub>2</sub>-BOX NSFET. However, in DLC-BOX NSFET,  $I_{ON}$  is degraded by  $\sim 5.28\%$ , and  $T_{L,Max}$  reaches 372.3 K. In DLC-BOX NSFET, the  $I_{ON}$  degradation and  $T_L$  of the active (channel) region are improved by 56.4% and 21.4%, respectively, over SiO<sub>2</sub>-BOX structure due to the alteration of heat flux flow from the active channel region toward the substrate [Fig. 4(b)]. Fig. 5 shows the representative contour plot variation of the lattice temperature and effective heat flux flow path of the SiO<sub>2</sub>-BOX and DLC-BOX NSFET.

Due to the use of higher thermal conductivity ( $k_{th}$ ) DLC material in the proposed NSFET, the effective heat flux flow gets shifted toward the device substrate from the active channel regions. Thus,  $T_{L,Max}$  decreases up to 100.1 K. A similar trend is obtained with silicon-on-sapphire used as a BOX layer, which allows the heat flux path and reduces the impact of SHE [33]. In NSFET, mainly hot spots are situated toward




Fig. 6. Maximum lattice temperature ( $T_{L,Max}$ ) variation across the vertically three-stacked NSFET. It is observed that  $T_{L,Max}$  significantly reduces using DLC as buried oxide in the proposed NSFET.




Fig. 7. Temperature distribution ( $T_L$ ) profile of (a) six-stacked and (b) two-stacked n-channel NSFET with both configurations, i.e., DLC-BOX and SiO<sub>2</sub>-BOX.

the drain/channel interface, and the lattice temperature of the middle channel (CH-2) is higher compared to the upper (CH-1) and bottom channel (CH-3) due to thermal crosstalk. However, the thermal crosstalk reduces using the DLC-BOX, and the heat flux flow path alters from the drain/channel interface toward the device substrate. Fig. 6 shows the effective lattice temperature variation across the three vertical sheets of the proposed and conventional NSFET. It is observed that the bottom channel of DLC-BOX NSFET has  $\sim 8.7$  K lower temperature than the top channel due to the usage of high thermal conductivity material, i.e., DLC.

### B. Impact of Multistacked NSFET

In this section, we investigated the impact of electrical and thermal characteristics of a multistacked NSFET (varying the number of sheets from 1 to 7). Fig. 7(a) and (b) illustrates the contour profile of  $T_L$  for both the structures, i.e., proposed DLC-BOX and SiO<sub>2</sub>-BOX NSFET, respectively. The increase in  $N_S$  results in thermal crosstalk-induced heat accumulation between the stacked sheets, which periodically enhances the lattice temperature ( $T_{L,Max}$ ) compared to the lower number of stacked channels [Fig. 7(b)]. For  $N_S = 6$ , the observed value of  $T_{L,Max}$  for SiO<sub>2</sub>-BOX structure is  $\sim 626$  K, which is a way higher than the proposed DLC-BOX NSFET ( $\sim 442$  K) owing to the heat accumulation among the sheets [Fig. 7(a)]. The accumulation of heat energy hot spots at the channel-drain side in the form of lattice temperature degrades the electrical characteristics. In contrast, the NSFET drivability can be improved by increasing the effective width per footprint




Fig. 8. (a) Drain current and the change in  $T_L$  (i.e.,  $\Delta T_{L,Max} = T_{L,Max} - T_A$ ). (b) Effective thermal resistance ( $R_{eff}$ ) with varying  $N_S$ , and (c)  $\Delta T_{L,Max}$  versus input power of the proposed DLC-BOX and conventional  $SiO_2$ -BOX NSFET.

( $W_{eff}/\text{footprint}$ ), which can be achieved by increasing  $N_S$ , as shown in Fig. 8(a). As  $N_S$  increases, the drain current ( $I_{DS}$ ) increases owing to the increase in the effective width  $\{W_{eff} = 2(T_w + T_{CH})N_{stack} * N_S\}$ , which is a function of  $N_S$ . Here,  $T_{CH}$  and  $T_w$  are the thickness and width of the sheet/channel, respectively.  $N_{stack}$  represents the number of the stack. Furthermore, the power dissipation (the energy in the form of heat) is directly proportional to  $I_{DS}$ . Thus, for a fixed applied voltage, the lattice temperature would increase with increasing  $N_S$  [Fig. 8(a)]. It is observed that, as  $N_S$  increases, the “change” in lattice temperature (i.e.,  $\Delta T_{L,Max} = T_L - T_A$ , with initial  $T_A = 300$  K) linearly increases, and for  $N_S = 7$ ,  $\Delta T_{L,Max}$  reaches 350.7 K for the  $SiO_2$ -BOX NSFET.

However, the DLC-BOX configuration will provide a heat flow path toward the bottom substrate; hence,  $\Delta T_{L,Max}$  and the effective thermal resistance,  $R_{eff}(= \Delta T_{L,Max}/P_{in})$ , are improved by 52% and 78%, respectively, which improves  $I_{DS}$  by 7.5% [Fig. 8(a) and (b)]. Fig. 8(c) shows the variation of  $\Delta T_{L,Max}$  with dc input power for both configurations by varying  $N_S$  at fixed drain bias ( $V_{DS} = 0.7$  V). As  $N_S$  increases, the high phonon scattering occurs at the semiconductor (channel) and low thermal conductivity dielectric interface, which enhances the lattice temperature. However, using the DLC-BOX in the proposed NSFET, the thermal crosstalk between the stacked nanosheets decreases, which decreases  $\Delta T_{L,Max}$  and makes it almost constant for the higher  $N_S$ . Thus, the dc power improves due to improved  $I_{DS}$  at a constant  $V_{DS}$ .

### C. Impact on Ambient Temperature on NSFET

The scaling of the device enhances the current density and average temperature of the integrated chip (IC); thus, the electrical and thermal characteristics of the device severely degrade. We investigated the impact of varying ambient or atmospheric IC temperature ( $T_A$ ) on the performance of the proposed DLC-BOX and baseline  $SiO_2$ -BOX NSFET. As  $T_A$  increases, the lattice temperature ( $T_{L,Max}$ ) increases from 473.7 to 567.9 K, which decreases the device saturation drain




Fig. 9. Impact of ambient temperature ( $T_A$ ) on (a)  $I_{DS}$  and  $T_{L,Max}$  and (b)  $R_{eff}$  of the proposed DLC-BOX and  $SiO_2$ -BOX NSFET.




Fig. 10. Impact of channel length scaling on (a)  $I_{DS}$  and  $T_{L,Max}$  and (b)  $R_{eff}$  of the proposed DLC-BOX and  $SiO_2$ -BOX NSFET.

current from 77.1 to 67.61  $\mu A$  (12.31% decrease) in  $SiO_2$ -BOX NSFET. However, using the DLC as a BOX, the  $T_L$  and  $R_{eff}$  are improved by 21% and 61%, respectively, which improves the saturation drive current by 5.9% (Fig. 9).

### D. Impact on Dimensional Variations of the NSFET

A thorough discussion in the previous subsections reveals that the electrical characteristics (i.e., especially  $I_{DS}$  or  $I_{ON}$ ) of NSFETs are significantly affected by the SHE. Thus, careful device geometrical optimization, such as NSFET thickness and width, is a prime concern because, in the nanoscale regime, the thermal conductivity ( $k_{th}$ ) is affected by these device geometrical parameters. The  $k_{th}$  variation impacted the SHE and its induced thermal degradation, thus, the device’s performance and reliability. Therefore, we investigated the prime objectives, such as the impact of channel length ( $L_g$ ), sheet width ( $W_{eff}$ ), and BOX thickness ( $T_{SUB}$ ) on lattice temperature ( $T_{L,Max}$ ), ON current ( $I_{ON}$ ), and effective thermal resistance ( $R_{eff}$ ). Fig. 10 shows the channel length scaling from 50 to 8 nm on  $I_{ON}$ ,  $T_{L,Max}$ , and  $R_{eff}$  of the proposed DLC-BOX and  $SiO_2$ -BOX NSFET. Reducing  $L_g$  increases  $I_{ON}$ ; however, the increase in the lateral electric field causes high energetic charge carriers that create hot spots at the channel/drain interface and increase the lattice temperature and effective thermal resistance of the NSFET. However, using the DLC-BOX in NSFET, the electrical and thermal characteristics can be improved significantly [Fig. 10(a) and (b)].  $I_{ON}$ ,  $T_{L,Max}$ , and  $R_{eff}$  are improved by 9.7%, 25.5%, and 62.5% in the proposed DLC-BOX NSFET compared to the  $SiO_2$ -BOX NSFET at  $L_g = 10$  nm. Increasing  $W_{eff}$  in NSFET enhances the current drivability of the device, hence the maximum lattice temperature variation ( $T_{L,Max}$ ). As  $W_{eff}$  increases from 100 to 350 nm,  $T_{L,Max}$  increases by 44.45%




Fig. 11. Impact of effective width scaling on (a)  $I_{DS}$  and  $T_{L,Max}$  and (b)  $R_{eff}$  of the proposed DLC-BOX and  $SiO_2$ -BOX NSFET.




Fig. 12. Impact of  $T_{BOX}$  on (a)  $I_{DS}$  and  $T_{L,Max}$  and (b)  $R_{eff}$  of the proposed DLC-BOX and  $SiO_2$ -BOX NSFET.

TABLE II  
COMPARISON TABLE

Parameters	$SiO_2$ BOX NSFET	Bulk NSFET	DLC BOX NSFET
Lattice Temperature ( $T_L$ )	473.5 K	387.7 K	372.3 K
ON Current ( $I_{ON}$ )	71.15 $\mu A$	74.98 $\mu A$	75.85 $\mu A$
OFF Current ( $I_{OFF}$ )	0.501 nA	1.87 nA	0.501 nA
Power Consumption (P)	49.81 $\mu W$	52.48 $\mu W$	53.1 $\mu W$

and 17.5% in  $SiO_2$ -BOX and DLC-BOX NSFET, respectively. However, narrower sheet width decreases the current drivability of the device due to enhanced  $R_{eff}$  due to reduced heat path. Consequently, owing to improved  $T_L$  in the DLC-BOX NSFET,  $I_{ON}$  enhanced by 8.6%, which decreases  $R_{eff}$ . Thus, by narrowing  $W_{eff}$  from 350 to 100 nm,  $R_{eff}$  increases by 75.8% and 71.5% in DLC-BOX and  $SiO_2$ -BOX NSFET, respectively [Fig. 11(a) and (b)]. This is because the thermal conductivity of the NSFET has device dimensions dependency. Thus, channel length and sheet width play a decisive role in the thermal characteristics of the NSFET. Apart from the BOX thermal conductivity, the DLC layer's thickness ( $T_{BOX}$ ) also has a significant role, as shown in Fig. 12. The BOX thickness-dependent lattice temperature variation can be given as

$$T_{L,Max} = (P \times T_{BOX} / K_{th} \times A) \quad (2)$$

where  $P$  is the effective power generated in the channel, and  $A$  is the effective area of the channel. Increasing  $T_{BOX}$  in the baseline structure further hinders the heat flux flow from the active (sheet) area to the substrate; thus, it increases the lattice temperature. Therefore, it decreases the drive current of the  $SiO_2$ -BOX NSFET [Fig. 12(a) and (b)].

However, in the case of DLC-BOX, the thermal conductivity increases with the layer thickness [Fig. 3(b)]. Moreover, we compared results with bulk NSFET (Table II), which signifies

that the deterioration of the electrical and thermal characteristics can be significantly mitigated by using the proposed DLC-BOX architecture. Thus, the proposed DLC-BOX NSFET, with its dimensional variability, is worth exploring to obtain a reliable NSFET operation.

#### IV. CONCLUSION

The crux of this article is the proposal and demonstration of a novel NSFET by replacing the BOX layer with a high thermal conductivity material, which mitigates the SHE-induced performance degradation. A crystalline DLC layer is incorporated in the place of the conventional  $SiO_2$  layer to realize the proposed DLC-BOX NSFET. DLC has higher thermal conductivity than  $SiO_2$ , which provides a suitable heat flow path from the active (channel/sheet) region to the substrate and thus reduces/shifts the hot spots toward the substrate. Through extensive well-calibrated simulations, we analyzed the thermal and electrical characteristics of the proposed DLC-BOX NSFET and compared the results with the baseline conventional NSFET, i.e.,  $SiO_2$  as BOX. Furthermore, the impact of the device geometrical variation, such as channel length ( $L_g$ ), sheet width ( $W_{eff}$ ), BOX thickness ( $T_{BOX}$ ), and the number of sheets ( $N_S$ ) on device performance, has been investigated. In conventional  $SiO_2$ -BOX NSFET, the BOX thickness hinders the heat flow, whereas the thickness-dependent thermal conductivity modulation in DLC provides an additional advantage to reduce the lattice temperature. The results show that SHE-induced lattice temperature and current degradation are improved by 21.4% and 56.4% in the proposed DLC-BOX NSFET compared to baseline  $SiO_2$ -BOX NSFET. Moreover, we also evaluated the performance under the influence of varying ambient temperatures and provided a detailed insight into SHE-induced thermal degradation. Hence, the presented work proposes a possible and viable solution to mitigate the self-heating in stacked nanosheet transistors.

#### REFERENCES

- [1] U. K. Das and T. K. Bhattacharyya, "Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET," *IEEE Trans. Electron Devices*, vol. 67, no. 6, pp. 2633–2638, Jun. 2020, doi: 10.1109/TELED.2020.2987139.
- [2] S. Barraud et al., "Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain," in *IEDM Tech. Dig.*, Dec. 2016, pp. 17.6.1–17.6.4, doi: 10.1109/IEDM.2016.7838441.
- [3] V. B. Sreenivasulu and V. Narendar, "Design insights of nanosheet FET and CMOS circuit applications at 5-nm technology node," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4115–4122, Aug. 2022, doi: 10.1109/TELED.2022.3181575.
- [4] R. K. Jaiswal, S. Rathore, P. N. Kondekar, and N. Bagga, "Reliability of TCAD study for HfO<sub>2</sub>-doped negative capacitance FinFET with different material-specific dopants," *Solid-State Electron.*, vol. 199, Jan. 2023, Art. no. 108531, doi: 10.1016/j.sse.2022.108531.
- [5] Y. S. Song et al., "Reliability improvement of self-heating effect, hot-carrier injection, and on-current variation by electrical/thermal co-design," *Solid-State Electron.*, vol. 197, Nov. 2022, Art. no. 108436, doi: 10.1016/j.sse.2022.108436.
- [6] S. Srivastava, S. Panwar, and A. Acharya, "Proposal and investigation of area scaled nanosheet tunnel FET: A physical insight," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4693–4699, Aug. 2022, doi: 10.1109/TELED.2022.3184915.
- [7] Y. Changhyun, J. Chang, Y. Seon, H. Kim, and J. Jeon, "Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options," *IEEE Trans. Electron Devices*, vol. 69, no. 6, pp. 1524–1531, Mar. 2022, doi: 10.1109/TELED.2022.3141327.

- [8] J. Zhang et al., "Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications," in *IEDM Tech. Dig.*, Dec. 2019, pp. 11.6.1–11.6.4, doi: [10.1109/IEDM19573.2019.8993490](https://doi.org/10.1109/IEDM19573.2019.8993490).
- [9] L. Cai, W. Chen, G. Du, J. Kang, X. Zhang, and X. Liu, "Investigation of self-heating effect on stacked nanosheet GAA transistors," in *Proc. Int. Symp. VLSI Technol., Syst. Appl. (VLSI-TSA)*, Apr. 2018, pp. 1–2, doi: [10.1109/VLSI-TSA.2018.8403821](https://doi.org/10.1109/VLSI-TSA.2018.8403821).
- [10] A. Ward, D. A. Broido, D. A. Stewart, and G. Deinzer, "Ab initio theory of the lattice thermal conductivity in diamond," *Phys. Rev. B, Condens. Matter*, vol. 80, no. 12, Sep. 2009, Art. no. 125203, doi: [10.1103/PhysRevB.80.125203](https://doi.org/10.1103/PhysRevB.80.125203).
- [11] B. Huang, X. Bai, S. K. Lam, and K. K. Tsang, "Diamond FinFET without hydrogen termination," *Sci. Rep.*, vol. 8, p. 3063, Jan. 2018, doi: [10.1038/s41598-018-20803-5](https://doi.org/10.1038/s41598-018-20803-5).
- [12] Z. Di et al., "Fabrication of silicon-on-SiO<sub>2</sub>/diamondlike-carbon dual insulator using ion cutting and mitigation of self-heating effects," *Appl. Phys. Lett.*, vol. 88, no. 14, Apr. 2006, Art. no. 142108, doi: [10.1063/1.2192981](https://doi.org/10.1063/1.2192981).
- [13] D. Ryu, M. Kim, J. Yu, S. Kim, J.-H. Lee, and B.-G. Park, "Investigation of sidewall high-*k* interfacial layer effect in gate-all-around structure," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1859–1863, Apr. 2020, doi: [10.1109/TED.2020.2975255](https://doi.org/10.1109/TED.2020.2975255).
- [14] K. Cheng et al., "Air spacer for 10 nm FinFET CMOS and beyond," in *IEDM Tech. Dig.*, Dec. 2016, pp. 17.1.1–17.1.4, doi: [10.1109/IEDM.2016.7838436](https://doi.org/10.1109/IEDM.2016.7838436).
- [15] S. Yoo and S. Kim, "Leakage optimization of the buried oxide substrate of nanosheet field-effect transistors," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4109–4114, Aug. 2022, doi: [10.1109/TED.2022.3182300](https://doi.org/10.1109/TED.2022.3182300).
- [16] M. Shrivastava, M. S. Baghini, D. K. Sharma, and V. R. Rao, "A novel bottom spacer FinFET structure for improved short-channel, power-delay, and thermal performance," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1287–1294, Jun. 2010, doi: [10.1109/TED.2010.2045686](https://doi.org/10.1109/TED.2010.2045686).
- [17] N. Loubet et al., "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T230–T231, doi: [10.23919/VLSIT.2017.7998183](https://doi.org/10.23919/VLSIT.2017.7998183).
- [18] Y. Zhao, T. Iwase, M. Satake, and H. Hamamura, "Formation mechanism of a rounded SiGe-etch-front in an isotropic dry SiGe etch process for gate-all-around (GAA)-FETs," in *Proc. 5th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Apr. 2021, pp. 1–3, doi: [10.1109/EDTM50988.2021.9421041](https://doi.org/10.1109/EDTM50988.2021.9421041).
- [19] N. Loubet et al., "A novel dry selective etch of SiGe for the enablement of high performance logic stacked gate-all-around nanosheet devices," in *IEDM Tech. Dig.*, Dec. 2019, pp. 11.4.1–11.4.4, doi: [10.1109/IEDM19573.2019.8993615](https://doi.org/10.1109/IEDM19573.2019.8993615).
- [20] M. A. Angadi et al., "Thermal transport and grain boundary conductance in ultrananocrystalline diamond thin films," *J. Appl. Phys.*, vol. 99, no. 11, Jun. 2006, Art. no. 114301, doi: [10.1063/1.2199974](https://doi.org/10.1063/1.2199974).
- [21] Z. Di et al., "Thermal stability of diamondlike carbon buried layer fabricated by plasma immersion ion implantation and deposition in silicon on insulator," *J. Appl. Phys.*, vol. 98, no. 5, Sep. 2005, Art. no. 053502, doi: [10.1063/1.2034651](https://doi.org/10.1063/1.2034651).
- [22] P. K. Chu, "Novel silicon-on-insulator structures for reduced self-heating effects," *IEEE Circuits Syst. Mag.*, vol. 5, no. 4, pp. 18–29, 4th Quart., 2005, doi: [10.1109/MCAS.2005.1550166](https://doi.org/10.1109/MCAS.2005.1550166).
- [23] *Sentaurus Device User Guide*, Synopsys, Mountain View, CA, USA, 2019.
- [24] J.-S. Yoon, J. Jeong, S. Lee, and R.-H. Baek, "Multi- $V_{th}$  strategies of 7-nm node nanosheet FETs with limited nanosheet spacing," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 861–865, 2018.
- [25] D. Son, I. Myeong, H. Kim, M. Kang, J. Jeon, and H. Shin, "Analysis of electrothermal characteristics of GAA vertical nanoplate-shaped FETs," *IEEE Trans. Electron Devices*, vol. 65, no. 7, pp. 3061–3064, Jul. 2018.
- [26] N. Breil et al., "Highly-selective superconformal CVD ti silicide process enabling area-enhanced contacts for next-generation CMOS architectures," in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T216–T217, doi: [10.23919/VLSIT.2017.7998177](https://doi.org/10.23919/VLSIT.2017.7998177).
- [27] S. Venkateswarlu, O. Badami, and K. Nayak, "Electro-thermal performance boosting in stacked Si gate-all-around nanosheet FET with engineered source/drain contacts," *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4723–4728, Sep. 2021, doi: [10.1109/TED.2021.3095038](https://doi.org/10.1109/TED.2021.3095038).
- [28] S. Rathore, R. K. Jaiswal, P. N. Kondekar, and N. Bagga, "Trap and self-heating effect based reliability analysis to reveal early aging effect in nanosheet FET," *Solid-State Electron.*, vol. 200, Feb. 2023, Art. no. 108546, doi: [10.1016/j.sse.2022.108546](https://doi.org/10.1016/j.sse.2022.108546).
- [29] M. Asheghi, K. Kurabayashi, R. Kasnavi, and K. E. Goodson, "Thermal conduction in doped single-crystal silicon films," *J. Appl. Phys.*, vol. 91, no. 8, pp. 5079–5088, Apr. 2002, doi: [10.1063/1.1458057](https://doi.org/10.1063/1.1458057).
- [30] M. Haras et al., "Fabrication of integrated micrometer platform for thermoelectric measurements," in *IEDM Tech. Dig.*, Dec. 2014, pp. 8.5.1–8.5.4, doi: [10.1109/IEDM.2014.7047012](https://doi.org/10.1109/IEDM.2014.7047012).
- [31] H. Jiang et al., "Experimental investigation of self heating effect (SHE) in multiple-fin SOI FinFETs," *Semicond. Sci. Technol.*, vol. 29, no. 11, Sep. 2014, Art. no. 115021, doi: [10.1088/0268-1242/29/11/115021](https://doi.org/10.1088/0268-1242/29/11/115021).
- [32] S. Barraud et al., "7-levels-stacked nanosheet GAA transistors for high performance computing," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.9265025](https://doi.org/10.1109/VLSITechnology18217.2020.9265025).
- [33] Y. Suh Song, H. Kim, J. Yu, and J. Lee, "Improvement in self-heating characteristic by utilizing sapphire substrate in omega-gate-shaped nanowire field effect transistor for wearable, military, and aerospace application," *J. Nanosci. Nanotechnol.*, vol. 21, no. 5, pp. 3092–3098, May 2021, doi: [10.1166/jnn.2021.19149](https://doi.org/10.1166/jnn.2021.19149).